• Transient Punk
    link
    fedilink
    English
    arrow-up
    135
    ·
    edit-2
    8 个月前

    He doesn’t list what the mistakes will be. He said that he fears that because hardware people aren’t software people, that they will make the same mistakes that x86 made, which were then made by Arm later.

    He did mention that fixing those mistakes was faster for Arm than x86, so that brings hope that fixing the mistakes on Risc V will take less time

    • MonkderDritte@feddit.de
      link
      fedilink
      English
      arrow-up
      28
      arrow-down
      1
      ·
      edit-2
      8 个月前

      I think it was something with instruction sets? Pretty sure i read something about this months ago.

      • Hotzilla@sopuli.xyz
        link
        fedilink
        English
        arrow-up
        6
        ·
        8 个月前

        No, it was about the prediction engines that contain security vulnerabilities. Problem is that software has no control over that, because hardware does future predictions for performance optimization.

        • wewbull@feddit.uk
          link
          fedilink
          English
          arrow-up
          1
          ·
          8 个月前

          Prediction is a hard problem when coupled with caches. It relatively easy to say that no speculative instruction has any effect until it’s confirmed taken if you ignore caches. However caches need to fetch information from memory to allow an instruction to evaluate, and rewinding a cache to it’s previous state on a mispredict is almost impossible. Especially when you consider that the amount of time you’re executing non-speculative code on a modern processor is very low.

          Not having predictions is consigning yourself to 1990s performance, with faster clocks.