pretty much the title.

  • deur@feddit.nl
    link
    fedilink
    arrow-up
    19
    ·
    edit-2
    2 days ago

    In principle it’s just “slimmer ARM”. RISC-V is also extremely dedicated to using memory mapped IO rather than older style IO x86_64 supports.

    Think lots of registers, a fun zero register that is always zero, and memory mapped IO.

    • mvirts@lemmy.world
      link
      fedilink
      arrow-up
      4
      ·
      2 days ago

      I for one think we need a register for each unsigned integer, why is zero so special? :P

      Or if we can’t get that, at least every power of 2 and power of 2 minus 1.

      Maybe I can submit a proposal for risc-VI 🤣

      • PetteriPano@lemmy.world
        link
        fedilink
        arrow-up
        7
        ·
        1 day ago

        Maybe I can submit a proposal for risc-VI 🤣

        No need! You can make your own custom extension! If the silicon doesn’t support it, then you can provide firmware to emulate it.

    • caseyweederman@lemmy.ca
      link
      fedilink
      arrow-up
      2
      ·
      2 days ago

      ARM is also reduced-instruction set but I don’t know how they differ. Is the instruction set somehow more reduced?