One might question why an RX 9070 card would need so much memory, but increased capacity can serve purposes beyond gaming, such as Large Language Model (LLM) support for AI workloads. Additionally, it’s worth noting that RX 9070 cards will use 20 Gbps memory, much slower than the RTX 50 series, which features 28-30 Gbps GDDR7 variants. So, while capacity may increase, bandwidth likely won’t.

  • MalReynolds@slrpnk.net
    link
    fedilink
    English
    arrow-up
    1
    ·
    8 days ago

    Yeah, says as much in the article. This’ll most likely, if it’s not vaporware, have a 256 bus, which will be a damn shame for inference speed, just saying if they doubled the bus and sold for ≤ $1000 they’d eat the 5900 alive and generate a lot of goodwill in the influential local LLM community and probably get a lot of free ROCm development. It’d be a damn smart move, but how often can you accuse AMD of that?

    • kopasz7
      link
      fedilink
      English
      arrow-up
      2
      ·
      edit-2
      8 days ago

      they’ll need to use twice as many chips, which could mean doubling the bus width (one can dream) to 512 bit (ala 5900)

      I misread this part, thinking you implied a bus width increase is necessary.

      For a 512 bit memory bus, AMD would either have to use 1+8 dies if they follow the 7900XTX scheme or have a monolithic behemoth like GB102. The former would have increased power draw but lower manufacturing costs, while the latter is more power efficient and more prone to defects as it’s getting close to the aperture size limit.

      I’d guess nvidia will soon have to switch to chiplet based GPUs. Maybe AMD stopped (for now?) because not their whole product stack was using chiplet based designs so they had way less flexibility with allocation and binning than with ryzen chiplets.

      • Tobberone@lemm.ee
        link
        fedilink
        English
        arrow-up
        1
        ·
        7 days ago

        Has monolithic Vs chiplet been confirmed for 9070? A narrow buswidth on a much smaller (compared to previous I/O-die) technology would mean a whole lot in regards to surface area available for the stream processors.